
clk
enable
I0
I1
gated_clk_i
O
RTL_AND
gated_clk